



Second Workshop on Dependable and Secure Nanocomputing

Friday June 27, 2008, Anchorage, AK, USA www.laas.fr/WDSN08

Organizers: Jean Arlat, LAAS-CNRS, Université de Toulouse, France
 Cristian Constantinescu, AMD, Fort Collins, CO, USA
 Ravishankar K. Iyer, UIUC, Urbana-Champaign, USA
 Michael Nicolaidis, TIMA, Université de Grenoble, France

Preliminary Program

<p>9:00 - 10:30</p> <p>Session 1</p> <p>Opening and Defect & Failure Modes in Nanoscale Technologies</p>	<p>1a Introduction and Invited Talk <i>Moderator: TBD</i></p> <ul style="list-style-type: none"> Invited Talk: The information is not confirmed yet. Sorry for the inconvenience. <i>Please visit the Workshop website (www.laas.fr/WDSN08) for most up to date information.</i> <p>1b Defect and Fault Models in Nanoscale Technologies <i>Moderator: TBD</i></p> <ul style="list-style-type: none"> Developing Fault Models for Nanowire Logic Circuits <i>Daniel Gil, David de Andrés, Juan-Carlos Ruiz, Pedro Gil — Universidad Politécnica de Valencia, Spain</i> SER Characterization of an Advanced Network Processor using Accelerated Neutron Beam <i>Nelson Tam¹, ShiJie Wen², Noam Lewis³, Richard Wong², Armen Karapetov⁴, Oded Rozenstein⁴, Haim Boor³, Reuven Cohen³, Usama Nassir¹ — ¹Marvell Semiconductor, Inc., Santa Clara, CA, USA; ²Cisco Systems, San Jose, USA, ³Marvell Israel Ltd, Yokneam, Israel; ⁴EZchip Technologies Ltd., Yokneam, Israel</i> Modeling Microprocessor Faults on High-Level Decision Diagrams <i>Raimund Ubar, Jaan Raik, Artur Jutman, Maksim Jenihhin — Tallinn University of Technology, Estonia; Martin Instenberg, Heinz-Dietrich Wuttke — Ilmenau Technical University, Germany</i>
<p>10:30 - 11:00</p>	<p><i>Coffee Break</i></p>
<p>11:00 - 12:30</p> <p>Session 2</p> <p>Performance and Security Issues in Hardware Design</p>	<p>2a Asynchronous Circuits <i>Moderator: TBD</i></p> <ul style="list-style-type: none"> Performance Comparison between Self-timed Circuits and Synchronous Circuits Based on the Technology Roadmap of Semiconductors <i>Masashi Imai, Takashi Nanya — The University of Tokyo, Japan</i> Concurrent Fault Detection for Secure QDI Asynchronous Circuits <i>Konrad J. Kulikowski, Mark G. Karpovsky, Alexander Taubin, Zhen Wang — Boston University, MA, USA</i> <p>2b Intrusion Detection Devices <i>Moderator: TBD</i></p> <ul style="list-style-type: none"> Hardware Implementation of Information Flow Signatures Derived via Program Analysis <i>Paul Dabrowski¹, William Healey¹, Karthik Pattabiraman¹, Shelley Chen², Zbigniew Kalbarczyk¹, Ravishankar K. Iyer¹ — ¹University of Illinois at Urbana-Champaign, USA; ²SAIC, Champaign IL, USA</i> Low-Cost Self-Test of Crypto Devices <i>G. Di Natale, M. Doulcier, M. L. Flottes, B. Rouzeyre, LIRMM, Université de Montpellier, France</i> Quantum Wireless Intrusion Detection Mechanism <i>Tien-Sheng Lin^{1,2}, I-Ming Tsai¹, Sy-Yen Kuo¹ — ¹National Taiwan University, Taipei, Taiwan; ²Lan Yang Institute of Technology, Ilan, Taiwan</i>
<p>12:30 - 14:00</p>	<p><i>Lunch</i></p>
<p>14:00 - 15:30</p> <p>Session 3</p> <p>Mitigation and Resilience Techniques for Nanocomputing</p>	<p>3a Fault Tolerance Techniques <i>Moderator: TBD</i></p> <ul style="list-style-type: none"> Blocking and Non-blocking Checkpointing and Rollback Recovery for Networks-on-Chip <i>Claudia Rusu¹, Cristian Grecu², Lorena Anghel¹ — ¹TIMA, Université de Grenoble, France; ²University of British Columbia, Vancouver, Canada</i> No Free Lunch in Soft Error Protection? <i>Iliia Polian¹, Sudhakar M. Reddy², Irith Pomeranz³, Xun Tang², Bernd Becker¹ — ¹Albert-Ludwigs-University, Freiburg, Germany; ²University of Iowa, Iowa City, USA; ³Purdue University, West Lafayette, USA</i> <p>3b Reconfigurable Nanoscale Circuits <i>Moderator: TBD</i></p> <ul style="list-style-type: none"> Fault Tolerance of the Input/Output Ports in Massively Defective Multicore Processor Chips <i>Piotr Zajac^{1,2}, Jacques Henri Collet¹, Jean Arlat¹, Yves Crouzet¹ — ¹LAAS-CNRS, Université de Toulouse, France; ²Technical University of Lodz, Poland</i> BISM: Built-in Self Map for Crossbar Nano-Architectures <i>Mehdi Tahoori — Northeastern University, Boston, MA, USA</i> Combined Defect and Fault Tolerance for Reconfigurable Nanofabrics <i>David de Andrés, Juan-Carlos Ruiz, Daniel Gil, Pedro Gil — Universidad Politécnica de Valencia, Spain</i> <p>3c Workshop Wrap up <i>Moderator: TBD</i></p>
<p>15:30 - 16:00</p>	<p><i>Coffee Break</i></p>